module register(input clk,
                input enable,
                input [15:0] in,
                output reg [15:0] out);

always @(posedge clk) begin
    if(enable) begin
        out = in;
    end
end
endmodule
